
PIC16F72X
DS41308A-page 2
Advance Information
2007 Microchip Technology Inc.
FIGURE 1:
28-PIN PDIP/SOIC/SSOP DIAGRAM FOR PIC16F722/723/726
Device
Program
Memory
Flash
(words)
SRAM
(bytes)
I/Os
Interrupts
8-bit A/D
(ch)
AUSART
CCP
Timers
8/16-bit
PIC16F722
2048
128
25
12
11
Yes
2
2/1
PIC16F723
4096
192
25
12
11
Yes
2
2/1
PIC16F724
4096
192
36
12
14
Yes
2
2/1
PIC16F726
8192
368
25
12
11
Yes
2
2/1
PIC16F727
8192
368
36
12
14
Yes
2
2/1
28-Pin Skinny PDIP, SOIC, SSOP
PIC
1
6F7
22/7
2
3
/726
1
2
3
4
5
6
7
8
9
10
VPP/MCLR/RE3
SS(2)/AN0/RA0
AN1/RA1
AN2/RA2
VREF/AN3/RA3
T0CKI/RA4
VCAP/SS(2)/AN4/RA5
RB6/ICSPCLK
RB5/AN13/T1G
RB4/AN11
RB3/AN9/CCP2(1)
RB2/AN8
RB1/AN10
RB0/AN12/INT
VDD
VSS
11
12
13
14
15
16
17
18
19
20
28
27
26
25
24
23
22
21
VSS
CLKI/OSC1/RA7
CLKO/OSC2/RA6
T1CKI/T1OSO/RC0
CCP2(1)/T1OSI/RC1
CCP1/RC2
SCL/SCK/RC3
RC5/SDO
RC4/SDI/SDA
RC7/RX/DT
RC6/TX/CK
RB7/ICSPDAT
Note 1:
CCP2 pin location may be selected as RB3 or RC1.
2: SS pin location may be selected as RA5 or RA0.